RISC-V is an open source instruction set architecture (ISA). It is designed to be simple, modular, and extensible, providing a foundation for building a wide range of processors and systems. RISC-V offers a set of instructions that define the operations a processor can perform, the formats of those instructions, and the architectural features of the system. It was developed at the University of California, Berkeley, in 2010 and has gained significant attention and adoption worldwide.

RISC-V follows the principles of a reduced instruction set computer (RISC), which means it aims to keep the instruction set simple and streamlined. This simplicity allows easier decoding and execution of instructions, resulting in faster and more efficient processing.

RISC-V works by defining a set of instructions, their formats, and the architectural features of a processor. These instructions represent the operations that a processor can perform, such as arithmetic and logical operations, memory access, branching, and more. The RISC-V ISA specifies the binary encoding for each instruction, allowing the processor to interpret and execute them.

The RISC-V ISA is modular in nature, supporting customization and scalability. It consists of a base integer instruction set, which provides essential functionality. Additional instruction set extensions can be added to support specific features, such as floating-point operations, vector processing, cryptography, and more. This modularity allows users to tailor RISC-V processors to their specific requirements, reducing unnecessary complexity and cost.

The execution of RISC-V instructions follows a fetch-decode-execute cycle. First, the processor fetches an instruction from memory, using the program counter (PC) to determine the address. Then it decodes the instruction, determining the operation to be performed and any operands involved. Finally, the processor executes the instruction by performing the necessary calculations or actions. This cycle continues, sequentially fetching and executing instructions, until the program completes.

RISC-V processors can be implemented using various hardware designs, such as microcontrollers, embedded systems, and high-performance processors. They can also be emulated or simulated using software tools, allowing testing and development without physical hardware.

The openness of the RISC-V ISA enables collaboration and innovation. It allows anyone to design, manufacture, and distribute processors based on RISC-V without the need for licensing fees or royalties. This openness has led to a growing ecosystem of RISC-V implementations, development tools, compilers, simulators, and operating systems.

By 2025, RISC-V cores will capture more than 14% of overall CPU core business across all major applications, according to a Semico Research study from March 2021.

» Learn More

The most important features of RISC-V are:

• Openness that fuels innovation: One of the fundamental strengths of RISC-V is its open source nature. The ISA is freely available, allowing developers to design, manufacture, and distribute processors based on RISC-V without the encumbrance of licensing fees or royalties. This openness fosters collaboration and knowledge sharing and encourages widespread innovation, as academia, industry, and individual developers can freely contribute to and benefit from RISC-V growth.
• Modularity for customization: RISC-V’s modular design enables customization and scalability. The base integer instruction set provides essential functionality. Additional instruction set extensions can be added to meet specific requirements, such as floating-point operations, vector processing, cryptography, and more. This modularity empowers developers to tailor RISC-V processors according to their needs and to reduce the complexity and cost associated with unnecessary features.
• Simplicity that breeds efficiency: By minimizing complexity, RISC-V promotes ease of implementation and improves verification processes. This emphasis on simplicity enhances the reliability, security, and performance of RISC-V processors. It also supports rapid prototyping, development, and debugging, expediting the innovation cycle.
• Thriving ecosystem: The RISC-V community has experienced remarkable growth since its inception. A diverse array of companies, organizations, and research institutions actively contribute to the development and adoption of RISC-V. This vibrant ecosystem has led to the availability of numerous RISC-V implementations, development tools, compilers, simulators, and operating systems. Additionally, the establishment of the RISC-V Foundation, an industry consortium, further solidifies RISC-V’s position as a standardized open architecture.
• Disruption of the semiconductor industry: With its open nature and widespread adoption, RISC-V poses a significant challenge to proprietary architectures. It provides an alternative to closed architectures, offering transparency, flexibility, and cost-effectiveness. RISC-V has applications in diverse domains, including embedded systems, connected devices, high-performance computing, artificial intelligence, and more. As more industries embrace RISC-V, the traditional boundaries of the semiconductor industry are being reshaped.

RISC-V has a significant impact on real-time operating systems (RTOSes). Here are a few ways in which RISC-V influences RTOS development:

• Portability and adaptability: The open source nature of RISC-V allows RTOS developers to easily port their operating systems to RISC-V-based platforms. Since the RISC-V ISA is freely available, developers can modify and optimize their RTOS implementations specifically for RISC-V processors, taking advantage of the architecture’s unique features and capabilities.
• Customization and scalability: The modular nature of RISC-V allows the addition of instruction set extensions to support features such as real-time task scheduling, interrupt handling, memory management, and communication protocols. This adaptability makes it easier to develop RTOS implementations that are tailored to the needs of different embedded systems and real-time applications.
• Performance optimization: RISC-V’s streamlined instruction set and simple design philosophy contribute to efficient and predictable execution of real-time tasks. RTOS developers can take advantage of such features as low-latency interrupts, efficient context switching, and optimized memory access to enhance the responsiveness and real-time capabilities of their operating systems.
• Innovation and collaboration: The open source RISC-V community engages in collaboration and knowledge sharing. Developers can freely access the RISC-V ISA specifications, reference implementations, and development tools, which encourages the exchange of ideas and optimizations and accelerates innovation in real-time systems.
• Reduced costs: RISC-V’s open source approach eliminates the need for costly licensing fees and royalties associated with proprietary architectures. This cost advantage encourages wider adoption of RISC-V by RTOS vendors and reduces the financial barrier for small-scale embedded system deployments or custom real-time applications.
• Ecosystem support: The growing ecosystem around RISC-V, including development boards, software tools, and libraries, provides comprehensive support for RTOS development. As the RISC-V community expands, the availability of hardware and software resources specifically designed for RISC-V makes it easier to integrate RTOSes into RISC-V–based systems.

VxWorks

Wind River^® includes RISC-V open architecture support for the industry-leading VxWorks^® real-time operating system. VxWorks is the most widely deployed commercial RTOS to have support for the RISC-V open hardware ISA. Wind River has joined the nonprofit RISC-V Foundation, which is chartered to standardize, protect, and promote RISC-V ISA, with its hardware and software ecosystem, for use in all computing devices.

VxWorks is the industry’s most trusted and widely deployed RTOS for mission-critical embedded systems that must be secure and safe. It delivers a proven, real-time, and deterministic runtime combined with a modern approach to development. Regardless of industry or device type, companies building intelligent edge systems rely on the VxWorks pedigree of security, safety, high performance, and reliability.

» Learn More About VxWorks

» Find RISC-V Board Support Packages